• Overview of CAN
  – What is CAN?
  – Why CAN?
• CAN Protocol:
  – CAN 2.0A & CAN 2.0B
  – Basics Concepts & Definitions
  – Identifiers & Arbitration
  – Robustness & Flexibility
  – Message Formats
  – Errors at Message and Bit Level
  – Error Handling and Confinement
• CAN Implementations
  – The Requirements of a CAN Controller
  – Full CAN vs. Basic CAN Controllers
  – Message Buffering & Filtering
  – Effective, Low Cost CAN Receive Structures
• Motorola CAN Modules
• Summary
Overview of CAN
“What is CAN?!”

• CAN (Controller Area Network) is a multiplexed serial communication channel in which data is transferred among distributed electronic modules; very similar to SPI or SCI, although more complex.

- MultiMaster, MultiCast Protocol without Routing.
Typical CAN Network

- Engine: 683xx
- Transmission: HC08AZx / HC12
- Throttle: HC08AZx
- ABS: HC12
- Central Module: HC12 / 683xx
- Dashboard: HC08AZx
- Climate: HC08AZx
- Radio: HC08AZx
- Steering: HC08AZx
- Sunroof: HC08AZx
- Airbag: HC08AZx
- Driver Seat: HC08AZx
- Rear Lights: HC08AZx

- Door: HC08AZx

Power Train: >250k bit/sec CAN
Car Body: >125k bit/sec CAN
### CAN 2.0

**Structure of a CAN Node**

- ISO 7498 defines the communication’s standard Open Systems Interconnection (OSI).
  - This standard defines seven independent layers of a protocol stack.

- CAN Specification, ISO 11898, deals with only the Physical & Data Link Layers for a CAN network.

<table>
<thead>
<tr>
<th>Layer 7:</th>
<th>Application Layer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer 6:</td>
<td>Presentation Layer</td>
</tr>
<tr>
<td>Layer 5:</td>
<td>Session Layer</td>
</tr>
<tr>
<td>Layer 4:</td>
<td>Transport Layer</td>
</tr>
<tr>
<td>Layer 3:</td>
<td>Network Layer</td>
</tr>
<tr>
<td>Layer 2:</td>
<td>Logic Link Control</td>
</tr>
<tr>
<td></td>
<td>Data Transfer</td>
</tr>
<tr>
<td></td>
<td>Remote Data Request</td>
</tr>
<tr>
<td></td>
<td>Message Filtering</td>
</tr>
<tr>
<td></td>
<td>Recovery Management &amp; Overload</td>
</tr>
<tr>
<td></td>
<td>Notification</td>
</tr>
<tr>
<td>Data Link Layer</td>
<td>Medium Access Control</td>
</tr>
<tr>
<td></td>
<td>Framing &amp; Arbitration</td>
</tr>
<tr>
<td></td>
<td>Error Checking &amp; Error Flags</td>
</tr>
<tr>
<td></td>
<td>Fault Confinement</td>
</tr>
<tr>
<td></td>
<td>Bit Timing</td>
</tr>
<tr>
<td>Layer 1:</td>
<td>Physical Layer</td>
</tr>
</tbody>
</table>
**CAN 2.0A vs CAN 2.0B**

**CAN 2.0A:**

11 Bit Identifier  
M68HC05X Family  
- Used by **vast majority** of current applications.  
- **Greater message throughput** and improved latency times  
- **Less silicon overhead**!

**CAN 2.0B**

29 Bit Identifier  
HC08 / HC11 + MSCAN  
- Originally defined for USA Passenger Cars but now their Taskforce decree that it is **not necessary**.  
- Allows more information in message but requires **more bus bandwidth**  
- **More silicon cost and less efficient use of bus**!
# CAN vs Other Protocols

<table>
<thead>
<tr>
<th>Bit Encoding</th>
<th>CAN 2.0A/B</th>
<th>SAE J1850</th>
<th>BEAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus Wire Medium</td>
<td>Single</td>
<td>Single (10.4Kbps)</td>
<td>Single</td>
</tr>
<tr>
<td></td>
<td>or Dual</td>
<td>or Dual (41.0Kbps)</td>
<td></td>
</tr>
<tr>
<td>Data Rate</td>
<td>1Mbps</td>
<td>10.4 Kbps VPW or</td>
<td>10kbps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>41.7 Kbps PWM</td>
<td></td>
</tr>
<tr>
<td># of SOF Bits</td>
<td>1 bit</td>
<td>unique symbol</td>
<td>1 bit</td>
</tr>
<tr>
<td># of Identifier Bits</td>
<td>11/29 bits</td>
<td>8 to 24 bits</td>
<td>12 bits</td>
</tr>
<tr>
<td>Data Length Code</td>
<td>4 bits</td>
<td>none</td>
<td>4 bits</td>
</tr>
<tr>
<td>Message Length Field</td>
<td>0 to 24 bits</td>
<td>0 to 24 bits</td>
<td>1 to 88</td>
</tr>
<tr>
<td>CRC Field</td>
<td>15 bits</td>
<td>8 bits</td>
<td>8 bits</td>
</tr>
<tr>
<td>ACK Field</td>
<td>2 bits</td>
<td>none</td>
<td>2 bits</td>
</tr>
<tr>
<td>End of Frame</td>
<td>7 bits</td>
<td>unique symbol</td>
<td>6 bits</td>
</tr>
<tr>
<td>IFR</td>
<td>ACK</td>
<td>a) 1 byte from 1 receiver or-</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) Multiple bytes from multiple</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>receivers.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c) Data bytes, with or without</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>CRC, from a single receiver.</td>
<td></td>
</tr>
<tr>
<td>EOF</td>
<td>1 bit</td>
<td>1 bit</td>
<td>1 bit</td>
</tr>
</tbody>
</table>
“Why CAN?!”

• Widely Accepted Standard
  – “THE STANDARD” in the automotive industry in Europe.
  – Gaining acceptance in the US.

• Robust
  – Handles extreme conditions well.
  – Simple to configure.
  – Good error detection capabilities.
  – Excellent two-wire fault tolerance capabilities:
    » Either of the two wires in the bus is broken.
    » Either of the two wires are shorted to power, to ground, or together.

• ‘Lots of software and hardware support available
  – Application layer and driver software available.
  – CAN Bus Analyzer/development tools.
  – CAN USER group conferences.
Technical Overview

Identifiers
Arbitration
CAN 2.0A & 2.0B Message Frames
Network Flexibility & Expansion
Resynchronization
Identifiers

• Labels the content (type) of a message.

• Performs acceptance test of messages.

• Arbitrates & determines the priority of the message.
Arbitration

• Carrier Sense, Multiple Access with Collision Detect (CSMA/CD)
  – Method used to arbitrate and determine the priority of messages.
  – Uses enhanced capability of non-destructive bitwise arbitration to provide collision resolution.
Any potential bus conflicts are resolved by bitwise arbitration

- Dominant state (logic 0) has precedence over a recessive state (logic 1).

competition for the bus is won by node 2.

» Nodes 0 and 1 automatically become receivers of the message

» Nodes 0 and 1 will re-transmit their messages when the bus becomes available again.
Local Priority Concept

- Each transmit buffer hold an 8-bit priority register.
- Allows flexible priority schemes.
  - Fixed Priority for each buffer.
  - Map a CAN ID to a priority.
  - First in, first out.
  - Back-to-Back transmission of same ID.
  - Situation priority.
• CAN 2.0A (Standard Format)
  - 11 bit message identifier
  - Transmits and receives only standard format messages.
CAN 2.0B (Extended Format)
- Capable of receiving CAN 2.0A messages.
- 29 bit message identifier. 11 bits for a CAN 2.0A message + 18 bits for a CAN 2.0B message.
Network Flexibility and Expansion

• High degree of flexibility for system configuration.
  – Easy to add new (purely) receiving nodes.
  – Measurements needed by several controllers can be transmitted via the bus.
**CAN Resynchronization**

**Bit time segments (BT)**

<table>
<thead>
<tr>
<th>CAN Definition</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sync Propagation</td>
<td>Sync TSEG1 TSEG 2</td>
</tr>
<tr>
<td>Phase Seg 1</td>
<td>SJW</td>
</tr>
<tr>
<td>Phase Seg 2</td>
<td>SJW</td>
</tr>
</tbody>
</table>

**Sample Point**

- **Sync-Seg**: Used to synchronize the nodes on the bus and the start of bit transition.
- **Prop-Seg**: A period of time that is used to compensate for physical delay times within the network.
- **Phase-Seg1**: A buffer segment that may be lengthened during resynchronization to compensate for oscillator drift and positive phase differences between the oscillators of the transmitting and receiving node(s).
- **Phase-Seg2**: A buffer segment that may be shortened during resynchronization to compensate for negative phase errors and oscillator drift.
- **SJW**: 1bit time, synchronization jump width (SJW) is not to be exceeded.
Technical Overview

Five Error Detection Mechanisms
Error Flags, Confinement, & Counts
Error Active Mode
Bus-Off Mode
Error Levels
Overload Frame
Error Detection

- CAN implements five error detection mechanisms.
  - Three at the message level
    » Cyclic Redundancy Checks (CRC)
    » Frame Checks
    » Acknowledgment Error Checks
  - Two at the bit level
    » Bit Monitoring
    » Bit Stuffing
Cyclic Redundancy Checks (CRC)

- CRC Errors (Message Level)

  - The 15 bit CRC is computed by the transmitter and based on the message content.

  - All receivers that accept the message, recalculates the CRC and compares against received CRC.

  - If the two values do not match a CRC error is flagged.
If a receiver detects an invalid bit in one of these positions, a Form Error (or Format Error) will be flagged:

- CRC Delimiter
- ACK Delimiter
- End of Frame Bit Field
- Interframe Space (the 3 bit INTermission field and a possible Bus Idle time).
ACK Error Check
Message Level

- Each receiving node writes a dominant bit into the ACK slot

- If a transmitter determines that a message has not been ACKnowledged then an ACK Error is flagged.

- ACK errors may occur because of transmission errors because the ACK field has been corrupted or there is no operational receivers.
Bit Monitoring

Bit Level

- Each bit level (dominant or recessive) on the bus is monitored by the transmitting node.
  - Bit monitoring is not performed during arbitration or on the ACK Slot.
Bit stuffing is used to guarantee enough edges in the NRZ bit stream to maintain synchronization.

- After five identical and consecutive bit levels have been transmitted, the transmitter will automatically inject (stuff) a bit of the opposite polarity into the bit stream.

- Receivers of the message will automatically delete (de-stuff) such bits.

- If any node detects six consecutive bits of the same level, a stuff error is flagged.
If an error is detected by at least one node

- The node that detects the error will immediately abort the transmission by sending an Error Flag.

An Error Flag consists of six dominant bits.

- This violates the bit stuffing rule and all other nodes respond by also transmitting Error Flags.
A method for discriminating between temporary errors and permanent failures.

- Temporary errors may be caused by external conditions, voltage spikes, etc.

- Permanent failures may be caused by bad connections, faulty cables, defective transmitters or receivers, or long lasting external disturbances.
Error Counts

- The error flags are counted and stored.
  - Receive errors are given a weighting of 1.
  - Transmit errors are given a weighting of 8.
- Transmitting node errors can be quickly detected.
Error Active Mode

- If an error count in either the transmit or receive register is greater than zero, the node enters Error Active mode.
  
  - Error Active nodes are still fully functional, but are in an alert condition.

  - Subsequent good messages decrement the Error Count registers by a count of 1.

  - If no further errors are detected, and both Error Counts go back to zero, an Error Active node returns to Normal mode.
If the Error Count in either the transmit or receive registers exceeds 255, the node will take itself off-line by going into “Bus-Off mode”.

- Permanently faulty nodes will cease to be active on the bus.

Nodes in the Bus Off state can go back to Error Active mode

- 128 occurrences of 11 consecutive recessive bits on the bus need to occur.
The alarm levels are defined by CAN 2.0

MSCAN implements a level sensitive flag for each error condition:

- Error Active Mode.............................. 001 to 127
- Warning............................................... 096
- Error Passive Mode............................ 128 to 254
- BusOff Mode.................................... > 255
If a CAN node receives messages faster than it can process the messages, then the CAN module will signal an overload condition and then send an overload interrupt to the CPU.

Causes of an Overload Frame

- A receiver node needs more time to process current data before receiving the next Message Frame.
- The detection of a dominant bit during the INTermission field
Technical Overview
CAN Controller Requirements
FullCAN vs BasicCAN
BasicCAN Receive Structures
**Requirements of a CAN Controller**

- Simple user interface to CPU
- Message filtering and buffering
- Protocol handling
- Physical layer interface
**FullCAN vs BasicCAN**

- **FullCAN Controller:**
  - Typically 16 message buffers, sometimes more.
  - Global and Dedicated Message Filtering Masks
  - Dedicated H/W for Reducing CPU Workload
  - More Silicon => more cost
    » e.g. Powertrain

- **BasicCAN Controller:**
  - 1 or 2 Tx and Rx buffers
  - Minimal Filtering
  - More Software Intervention
  - Low cost
    » e.g. Car Body
Advantages:

- LESS software intervention since data storage already assigned
- LESS time critical

Disadvantages:

- Loses efficiency if > 14 ID’s
  - Leads to worst case interrupt loading
- More silicon required than Basic CAN => Higher cost
BasicCAN
Method 1, Rx Structure

Advantages:

- Low Cost
- Not a fixed link between a receive buffer and a message identifier

Disadvantages:

- Software intensive
- More likely to get an overflow due to minimal receive buffers
Advantages:

- Area of data storage is assigned in Hardware depending on ID
- Allows some flexibility: Less ID masks leaves more general purpose RAM / Stack space, important for high level languages

Disadvantages:

- MORE Time critical, Only allows a certain amount of filtering is possible, dependent on bus speed
- MORE silicon area
Summary of CAN Implementations

- Full CAN is not appropriate for Car Body for cost reasons:
  - The RAM required for message buffering and filtering is very silicon intensive and expensive

- A Full CAN receiver can have worst case Rx interrupt situations similar to Basic CAN receivers.
  - A Full CAN controller with less receive buffers than there are message identifiers experiences increased loading on the globally filtered Rx buffer
    » This is THE SAME situation as on a Basic CAN controller.
Technical Overview

MCAN
MSCAN
TouCAN
Motorola CAN Implementations

1) MCAN (on HC05X family)
2) MSCAN08
3) MSCAN12
4) TouCAN

BASIC CAN: Less cost, more CPU overhead (per bit per sec)

FULL CAN: More cost, less CPU overhead (per bit per sec)
- 11 bit Identifier acceptance filter
- 2 Rx and 1 Tx buffers
MSCAN 08 Buffer and Filter Scheme

CAN Protocol Controller

Internal Priority Scheduling

Global Identifier Filtering:
1 x 32 bits
or 2 x 16 bits
or 4 x 8 bits

Tx Buffer
Priority Register

Tx Buffer 2
Priority Register

Tx Buffer 3
Priority Register

MSCAN 08 Buffer and Filter Scheme

HC08 CPU Interface
(Memory Mapped I/O)

Rx Buffer

Rx Buffer
MS08CAN Filter Scheme

3 FILTER MODES

Single Filter Mode
- Mask 0-3
- "Hit" "Hit" "Hit" "Hit"

Double Filter Mode
- Mask 2-3
- Mask 0-1
- "Hit" "Hit"

Quadruple Filter Mode
- Mask 3
- Mask 2
- Mask 1
- Mask 0
- "Hit" "Hit"

- ID Accepted
- CPU interrupted
**Rx Interrupt CPU Load**

**HC05 vs HC08**

<table>
<thead>
<tr>
<th><strong>HC05 - MCAN</strong></th>
<th><strong>HC08 - MSCAN</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>One 11-Bit Acceptance Filter</td>
<td>Four 8-Bit GLOBAL Acceptance Filter</td>
</tr>
</tbody>
</table>

**Assumptions:**

- **4MHz Bus Frequency**
- All Messages have to be accepted
- 80% Bus load
- average of 4 data Bytes / message
  - (1296 μs/message with no stuff bit)

80% Bus load → 617 messages / s

Receive Routine: 800 cycles = 200 μs

Total Receive Interrupt Time per s:
  - 617 * 200 μs = 123 ms

CPU load ONLY for
- 4MHz HC05 MSCAN
- Receive: 12.3%

**Assumptions:**

- **8MHz Bus Frequency**
- Only required messages accepted (70%)
- 80% Bus load
- average of 4 data Bytes / message
  - (1296 μs/message with no stuff bit)

80% Bus load, 70% accepted messages → 431 messages / s

Receive Routine: 650 cycles = 81.25 μs

Total Receive Interrupt Time per s:
  - 431 * 81.25 μs = 35 ms

CPU load ONLY for
- 8MHz HC08 MSCAN
- Receive: 3.5%
**MSCAN12 Filter Scheme**

- DOUBLE the number of filters of MSCAN08
- Further reduces CPU interrupt loading
- Otherwise identical to MSCAN08

### 3 FILTER MODES

- **Double Filter Mode**: 2 x 32 bits
- **Quadruple Filter Mode**: 4 x 16 bits
- **Octuple Filter Mode**: 8 x 8 bits

### Mask Assignments

- **Double Filter Mode**: Mask 0-3, Mask 4-7
- **Quadruple Filter Mode**: Mask 0-1, Mask 2-3, Mask 4-5, Mask 6-7
- **Octuple Filter Mode**: Mask 0, Mask 1, Mask 2, Mask 3, Mask 4, Mask 5, Mask 6, Mask 7

**ID Accepted**
# Rx Interrupt CPU Load

## HC08 vs HC12

<table>
<thead>
<tr>
<th>HC08- MSCAN08</th>
<th>HC12- MSCAN12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Four 8-Bit GLOBAL Acceptance Filter</td>
<td>Eight 8-Bit GLOBAL Acceptance Filter</td>
</tr>
</tbody>
</table>

### Assumptions:
- **8MHz Bus Frequency**
- **Only required messages accepted**: (70% for HC08, 50% for HC12)
- **80% Bus load**
- Average of 4 data Bytes / message  
  (1296 $\mu$s/message with no stuff bit)

### Receives:
- **80% Bus load, 70% accepted messages**  
  --> 431 messages / s  
  **Receive Routine**: 650 cycles = 81.25 $\mu$s  
  **Total Receive Interrupt Time per s**:  
  $431 \times 81.25 \mu s = 35$ ms

  **CPU load ONLY for 8MHz HC08 MSCAN**  
  **Receive**: 3.5%

### Receives:
- **80% Bus load, 50% accepted messages**  
  --> 308 messages / s  
  **Receive Routine**: 300 cycles = 37.5 $\mu$s  
  **Total Receive Interrupt Time per s**:  
  $308 \times 37.5 \mu s = 11.5$ ms

  **CPU load ONLY for 8MHz HC12 MSCAN12**  
  **Receive**: 1.15%
MSCAN Module Features

- Implementation of the CAN protocol - Version CAN 2.0A/B
  - Standard and extended data frames
  - 0 - 8 bytes data length
  - programmable bit rate up to 1MBit/s
- Double buffered receive storage system
- Triple buffered transmit storage scheme with internal prioritization using “local priority” concept
- Flexible maskable identifier filters
- Programmable wake-up functionality with integrated low-pass filter
- Programmable loop-back mode supports selftest
- Separate signaling and interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source (PLL or oscillator)
- Programmable link to on-chip timer module for time stamping or network synchronization
- Low power sleep mode
The High Performance TouCAN Module

- Full implementation of the CAN protocol - Version 2.0B
- 16 Rx/Tx Message Buffers of up to 8 bytes Data Length
- Programmable Bit Rate up to 1 Mbit/sec
- Programmable Global Receive identifier mask
- 2 Dedicated Receive identifier masks
- Programmable transmit-first scheme
- Time stamping to allow network timing synchronization
- Low power “sleep” mode, with programmable “wake up”
- Motorola IMB-Family Modular Architecture